



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/747,984	12/29/2003	Joseph M. Jeddeloh	501318.01 (30303/US)	1707

7590 07/27/2006

Edward W. Bulchis, Esq.  
DORSEY & WHITNEY LLP  
Suite 3400  
1420 Fifth Avenue  
Seattle, WA 98101

EXAMINER

PEUGH, BRIAN R

ART UNIT PAPER NUMBER

2187

DATE MAILED: 07/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/747,984	<b>Applicant(s)</b> JEDDELOH, JOSEPH M.	
	<b>Examiner</b> Brian R. Peugh	<b>Art Unit</b> 2187	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 02 May 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-34 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-34 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>3/3/06</u> | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Response to Amendment***

This Office Action is in response to applicant's communication filed May 2, 2006 in response to PTO Office Action dated January 30, 2006. The applicant's remarks and amendment to the specification and/or claims were considered with the results that follow.

Claims 1-34 have been presented for examination in this application. In response to the last Office Action, claims 1, 3-8, 10, 11, 13-19, 21, 23-28, 30, 31, and 33 have been amended.

Please note the change in Examiner associated with the current application.

### ***Information Disclosure Statement***

The information disclosure statement (IDS) submitted on 3/3/06 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

***Claim Rejections - 35 USC § 103***

1. Claims 1, 3, 7-10, 11, 13, 17-20 and 31-34 are rejected under 35 U.S.C. 103(a) as being obvious over Holman (6,970,968) in view of Soejima et al. (2004/0123180).

**Independent Claim 1**

Holman discloses a memory module (**Fig. 3, Item 306; Col. 4, Line 33**), comprising:

a plurality of memory devices (**Fig. 3, Items 312-315; Col. 4, Lines 47-51**); and  
a memory hub (**Fig. 3, Item 310; Col. 4, Lines 47-48**), comprising

a link interface receiving memory requests for access to memory cells in at least one of the memory devices (**Fig. 8, Item 804; Col. 9, Lines 6-7**)

a memory device interface coupled to the memory devices (**Fig. 8, Items 802, 830, 832, 834, 836 make up the interface to the memory devices as these are the elements that generate and output the appropriate signals for the memory devices; Col. 9, Lines 1-7 and 17-33**), the memory device interface being “operable to” transmit memory requests to the memory devices for access to the memory cells in at least one of the memory devices and to receive read data responsive to at least some of the memory requests (**Col. 9, Lines 1-7 and 17-33; requests may be reads or writes**).

Holman does not disclose expressly wherein the memory hub comprises

a performance monitor coupled to the memory device interface, the performance monitor operable to track at least one performance metric.

Soejima et al. disclose performance information management units that manage the performance of storage devices through the collection of various performance metrics including total number of requests, average request processing interval, total transfer amount and average transfer rate (**Figs. 4, 5, 9; ¶s 72, 74, 97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit in a memory device to measure various performance metrics of the memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 1.

**Independent Claim 11**

Holman discloses a memory hub (**Fig. 3, Item 310; Col. 4, Lines 47-48**), comprising:

a link interface receiving memory requests for access to memory cells in at least one of the memory devices (**Fig. 8, Item 804; Col. 9, Lines 6-7**)

a memory device interface coupled to the memory devices (**Fig. 8, Items 802, 830, 832, 834, 836 make up the interface to the memory devices as these are the**

**elements that generate and output the appropriate signals for the memory devices; Col. 9, Lines 1-7 and 17-33),** the memory device interface being operable to transmit memory requests to the memory devices for access to the memory cells in at least one of the memory devices and to receive read data responsive to at least some of the memory requests **(Col. 9, Lines 1-7 and 17-33; requests may be reads or writes).**

Holman does not disclose expressly wherein the memory hub comprises a performance monitor coupled to the memory device interface, the performance monitor operable to track at least one performance metric.

Soejima et al. disclose performance information management units that manage the performance of storage devices through the collection of various performance metrics including total number of requests, average request processing interval, total transfer amount and average transfer rate **(Figs. 4, 5, 9; ¶s 72, 74, 97).**

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit in a memory device to measure various performance metrics of the memory device.

The motivation for doing so would have been to prevent the memory device from degrading **(Soejima et al. ¶260).**

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 11.

### **Claims 3 and 13**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claims depend, as discussed above.

Holman further discloses wherein the memory device interface comprises a memory controller (**Fig. 8, Item 802; Col. 9, Lines 17-33**).

Holman does not disclose expressly wherein the performance monitor is coupled to the memory controller.

Soejima et al. disclose a performance information management unit coupled to a CPU (**Fig. 4**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit coupled to a memory controller in a memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claims 3 and 13.

**Claims 7 and 17**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claims depend, as discussed above.

Holman does not disclose expressly wherein the performance monitor is further coupled to the link interface.

Soejima et al. disclose in Figs. 2 and 3 systems in which a computer transmits requests and data to a storage device. The storage devices contain a performance information management unit as shown in Fig. 4 that is connected to a CPU and a communication device that process requests and as shown in Fig. 4 the performance information management unit is coupled to the CPU and communication device.

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit coupled to a memory controller in a memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).



Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claims 7 and 17.

### **Claims 8 and 18**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claims depend, as discussed above.

Holman does not disclose expressly wherein the performance metric tracked by the performance monitor comprises at least one performance metric selected from the group consisting of page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage or memory bus utilization, local hub request rate or number and remote hub request rate or number.

Soejima et al. disclose a system for performance monitoring of a storage device wherein the performance information management unit tracks the total number of requests (**number of read/write requests**), average request processing interval (**read/write rate**) and average transfer rate (**local hub request rate**) associated with the local storage devices (**Figs. 9 and 10; ¶97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to

incorporate a performance measurement unit coupled to a memory controller in a memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claims 8 and 18.

#### **Claims 9 and 20**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claims depend, as discussed above.

Holman further discloses wherein the memory devices comprise dynamic random access memory devices (**Fig. 5; Col. 7, Lines 24-38**).

#### **Claims 10 and 19**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claims depend, as discussed above.

Holman does not disclose expressly wherein the performance metric tracked by the performance monitor comprises a performance metric related to the transmitting of memory requests and data through the memory hub.

Soejima et al. disclose a system for measuring performance of storage devices wherein the performance metrics measured are metrics relating to the transmission of requests and data (**Figs. 9 and 10; ¶s 72, 74 and 97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit in a memory device to measure various performance metrics of the memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claims 10 and 19.

### **Independent Claim 31**

Holman discloses a method of reading data from a memory module (**Fig. 3, Item 306; Col. 4, Line 33**), comprising:

receiving memory requests for access to a memory device mounted on the memory module (**Fig. 8, Item 804; Col. 9, Lines 6-7**);

transmitting the memory requests to the memory device responsive to the received memory request, at least some of the memory requests being memory requests to read data; (**Col. 9, Lines 1-4, 60-63**)

receiving read data responsive to the read memory requests (**Col. 9, Lines 60-63**).

Holman does not disclose expressly wherein the method comprises

tracking at least one performance metric within the memory module.

Soejima et al. disclose performance information management units that manage the performance of storage devices through the collection of various performance metrics including total number of requests, average request processing interval, total transfer amount and average transfer rate (**Figs. 4, 5, 9; ¶s 72, 74, 97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit in a memory device to measure various performance metrics of the memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 31.

### **Claim 32**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claim depends, as discussed above.

Holman does not disclose expressly wherein the act of tracking at least one performance metric comprises tracking at least one performance metric selected from the group consisting of page hit rate, number or percentage of prefetch hits, cache hit

Art Unit: 2187

rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage of memory bus utilization, local hub request rate or number and remote hub request rate or number.

Soejima et al. disclose a system for performance monitoring of a storage device wherein the performance information management unit tracks the total number of requests (**number of read/write requests**), average request processing interval (**read/write rate**) and average transfer rate (**local hub request rate**) associated with the local storage devices (**Figs. 9 and 10; ¶97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit coupled to a memory controller in a memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 32.

### **Claim 33**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claim depends, as discussed above.

Holman does not disclose expressly wherein the act of tracking at least on performance metric comprises tracking a performance metric related to the transmitting of memory requests and data through the memory hub.

Soejima et al. disclose a system for measuring performance of storage devices wherein the performance metrics measured are metrics relating to the transmission of requests and data (**Figs. 9 and 10; ¶s 72, 74 and 97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit in a memory device to measure various performance metrics of the memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 33.

Claims 2, 12 and 34 are rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. as applied to claims 1, 11 and 31 above, and further in view of Henderson et al. (5,274,584).

**Claims 2 and 12**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claims depend, as discussed above.

They do not disclose expressly wherein the link interface comprises an optical input/output port.

Henderson et al. disclose a solid state memory device having an optical data connection between the memory device and read/write devices (**Col. 1, Lines 9-13**).

The combination of Holman and Soejima et al. and Henderson et al. are analogous art because they are from the similar problem solving area of a memory device with improved data transfer rate.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman and Soejima et al. and Henderson et al. before them, to include an optical link to a memory device.

The motivation for doing so would have been to avoid the mechanical degradation associated with electrical connectors (**Henderson et al. Col. 2, Lines 34-37**).

Therefore, it would have been obvious to combine Henderson et al. with the combination of Holman and Soejima et al. for the benefit of avoiding mechanical degradation to obtain the invention as specified in claims 2 and 12.

**Claim 34**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claim depends, as discussed above.

They do not disclose expressly wherein the act of receiving memory requests for access to a memory device mounted on the memory module comprises receiving optical signals corresponding to the memory requests.

Henderson et al. disclose a solid state memory device having an optical data connection between the memory device and read/write devices (**Col. 1, Lines 9-13**).

The combination of Holman and Soejima et al. and Henderson et al. are analogous art because they are from the similar problem solving area of a memory device with improved data transfer rate.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman and Soejima et al. and Henderson et al. before them, to include an optical link to a memory device.

The motivation for doing so would have been to avoid the mechanical degradation associated with electrical connectors (**Henderson et al. Col. 2, Lines 34-37**).

Therefore, it would have been obvious to combine Henderson et al. with the combination of Holman and Soejima et al. for the benefit of avoiding mechanical degradation to obtain the invention as specified in claim 34.

2. Claims 4 and 14 are rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. as applied to claims 1 and 11 above, and further in view of Fukuda et al. (5,619,676).



**Claims 4 and 14**

The combination of Holman and Soejima et al. discloses claims 1 and 11 as above and further discloses wherein the memory device interface comprises a cache **(Holman Fig. 10, Items 1012 and 1038; Col. 11, Lines 36-40, 44-46 and 49-51).**

The combination of Holman and Soejima et al. does not disclose expressly wherein the performance counter is further coupled to the cache.

Fukuda et al. disclose a memory module including a cache and a counter to track the hit ratio of the cache **(Fig. 1; Abstract, Col. 7, Lines 3-9).**

The combination of Holman and Soejima et al. and Fukuda et al. are analogous art because they are from the similar problem solving area of improving performance of a memory.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman and Soejima et al. and Fukuda et al. before them, to attach a performance counter to a cache.

The motivation for doing so would have been to improve the performance of the cache and memory **(Fukuda et al. Col. 3, Line 65 – Col. 4, Line 2).**

Therefore, it would have been obvious to combine Fukuda et al. with the combination of Holman and Soejima et al. for the benefit of improved cache and memory performance to obtain the invention as specified in claims 4 and 14.

Claims 5 and 15 are rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. as applied to claims 1 and 11 above, and further in view of Rotithor et al. (2004/0123043).

**Claims 5 and 15**

The combination of Holman and Soejima et al. discloses claims 1 and 11 as above and further discloses wherein the memory hub further comprises a prefetch buffer (**Holman Fig. 8, Item 812; Col. 9, Lines 59-63**).

The combination of Holman and Soejima et al. does not disclose expressly wherein the performance monitor is further coupled to the prefetch buffer.

Rotithor et al. disclose wherein a performance counter is coupled to a prefetch buffer (**Fig. 2**).

The combination of Holman and Soejima et al. and Rotithor et al. are analogous art because they are from the similar problem solving area of improving performance on a memory.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman and Soejima et al. and Rotithor et al. before them, to attach a performance counter to a prefetch buffer.

The motivation for doing so would have been maximizing the performance of applications (**Rotithor et al. ¶8**).

Therefore, it would have been obvious to combine Rotithor et al. with the combination of Holman and Soejima et al. for the benefit of improved performance of applications to obtain the invention as specified in claims 5 and 15.

3. Claims 6 and 16 are rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. as applied to claims 1 and 11 above, and further in view of Battaline et al. (5,768,152).

**Claims 6 and 16**

The combination of Holman and Soejima et al. discloses the limitation of the claims(s) upon which the instant claims depend, as discussed above.

The combination of Holman and Soejima et al. does not disclose expressly wherein the memory hub further comprises a maintenance bus, and the performance monitor is further coupled to the maintenance bus.

Battaline et al. disclose a system for providing performance analysis on integrated circuit devices using an IEEE JTAG 1149.1 interface.

The combination of Holman and Soejima et al. and Battaline et al. are analogous art because they are from the similar problem solving area of improving performance of an integrated circuit device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman and Soejima et al. and Battaline et al. before them, to incorporate a maintenance bus such as the JTAG interface into a system for performance monitoring in a memory device.

The motivation for doing so would have been to monitor the performance of the integrated circuit device without compromising the system performance (**Battaline et al. Col. 1, Lines 43-46**).

Therefore, it would have been obvious to combine Battaline et al. with the combination of Holman and Soejima et al. for the benefit of system monitoring without performance degradation to obtain the invention as specified in claims 6 and 16.

4. Claims 21, 23 and 27-30 are rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. and applicant's admitted prior art (hereinafter referred to as AAPA).

**Independent Claim 21**

Holman discloses a memory module (**Fig. 3, Item 306; Col. 4, Line 33**), comprising:

a plurality of memory devices (**Fig. 3, Items 312-315; Col. 4, Lines 47-51**); and

a memory hub (**Fig. 3, Item 310; Col. 4, Lines 47-48**), comprising

a link interface receiving memory requests for access to memory cells in at least one of the memory devices (**Fig. 8, Item 804; Col. 9, Lines 6-7**)

a memory device interface coupled to the memory devices (**Fig. 8, Items 802, 830, 832, 834, 836 make up the interface to the memory devices as these are the elements that generate and output the appropriate signals for the memory devices; Col. 9, Lines 1-7 and 17-33**), the memory device interface being operable to transmit memory requests to the memory devices for access to the memory cells in at least one of the memory devices and to receive read data responsive to at least some of the memory requests (**Col. 9, Lines 1-7 and 17-33; requests may be reads or writes**).

Holman does not disclose expressly wherein the memory hub comprises

a performance monitor coupled to the memory device interface, the performance monitor operable to track at least one performance metric.

Furthermore, Holman does not disclose expressly wherein the memory hub is implemented in a computer system comprising:

- a central processing unit ("CPU");
- a system controller coupled to the CPU, the system controller having an input port and an output port;
- an input device coupled to the CPU through the system controller;
- an output device coupled to the CPU through the system controller;
- a storage device coupled to the CPU through the system controller;
- a plurality of memory modules, each of the memory modules comprising:
  - a plurality of memory devices; and
  - the memory hub.

Soejima et al. disclose performance information management units that manage the performance of storage devices through the collection of various performance metrics including total number of requests, average request processing interval, total transfer amount and average transfer rate (**Figs. 4, 5, 9; ¶s 72, 74, 97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to

incorporate a performance measurement unit in a memory device to measure various performance metrics of the memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 21.

The combination of Holman and Soejima et al. does not disclose expressly a computer system comprising:

- a central processing unit ("CPU");
- a system controller coupled to the CPU, the system controller having an input port and an output port;
- an input device coupled to the CPU through the system controller;
- an output device coupled to the CPU through the system controller;
- a storage device coupled to the CPU through the system controller;
- a plurality of memory modules, each of the memory modules comprising:
  - a plurality of memory devices.

AAPA discloses on page 1, lines 8-12, a conventional computer system that comprises memory devices (**memory modules having a plurality of memory devices**), accessed by a processor (**CPU**) which communicates with the memory devices through a processor bus and a memory controller (**System Controller**). AAPA does not state explicitly that the computer system has input or output devices coupled to

Art Unit: 2187

the system controller or a storage device coupled to the system controller, these are all inherent elements in a conventional computer system such as that disclosed by AAPA.

The combination of Holman and Soejima et al. and AAPA are analogous art because they are from the same field of endeavor of improving the performance of a memory module used in a typical computer system.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman and Soejima et al. and AAPA before them, to incorporate the memory hub disclosed into the conventional computer system of AAPA.

The motivation for doing so would have been to optimize the configuration of the memory module (**AAPA Pg. 3, Lines 25-29**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 21.

### **Claim 23**

Holman discloses claim 21 as above and further discloses wherein the memory device interface comprises a memory controller (**Fig. 8, Item 802; Col. 9, Lines 17-33**).

Holman does not disclose expressly wherein the performance monitor is coupled to the memory controller.

Soejima et al. disclose a performance information management unit coupled to a CPU (**Fig. 4**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit coupled to a memory controller in a memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 23.

#### **Claim 27**

Holman discloses claim 21 as above.

Holman does not disclose expressly wherein the performance monitor is further coupled to the link interface.

Soejima et al. disclose a in Figs. 2 and 3 systems in which a computer transmits requests and data to a storage device. The storage devices contain a performance information management unit as shown in Fig. 4 that is connected to a CPU and a communication device that process requests and as shown in Fig. 4 the performance information management unit is coupled to the CPU and communication device.

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.



At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit coupled to a memory controller in a memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 27.

**Claim 28**

Holman discloses claim 21 as above.

Holman does not disclose expressly wherein the performance metric tracked by the performance monitor comprises at least one performance metric selected from the group consisting of page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage or memory bus utilization, local hub request rate or number and remote hub request rate or number.

Soejima et al. disclose a system for performance monitoring of a storage device wherein the performance information management unit tracks the total number of requests (**number of read/write requests**), average request processing interval (**read/write rate**) and average transfer rate (**local hub request rate**) associated with the local storage devices (**Figs. 9 and 10; ¶97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit coupled to a memory controller in a memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 28.

#### **Claim 29**

Holman further discloses wherein the memory devices comprise dynamic random access memory devices (**Fig. 5; Col. 7, Lines 24-38**).

#### **Claim 30**

Holman discloses claim 21 as above.

Holman does not disclose expressly wherein the performance metric tracked by the performance monitor comprises a performance metric related to the transmitting of memory requests and data through the memory hub.

Soejima et al. disclose a system for measuring performance of storage devices wherein the performance metrics measured are metrics relating to the transmission of requests and data (**Figs. 9 and 10; ¶s 72, 74 and 97**).

Holman and Soejima et al. are analogous art because they are from the same field of endeavor of improving the performance of a memory device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of Holman and Soejima et al. before them, to incorporate a performance measurement unit in a memory device to measure various performance metrics of the memory device.

The motivation for doing so would have been to prevent the memory device from degrading (**Soejima et al. ¶260**).

Therefore, it would have been obvious to combine Soejima et al. with Holman for the benefit of less degradation of the memory device to obtain the invention as specified in claim 30.

5. Claim 22 is rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. and AAPA as applied to claim 21 above, and further in view of Henderson et al. (5,274,584).

**Claim 22**

The combination of Holman, Soejima et al. and AAPA discloses claim 21 as above.

They do not disclose expressly wherein the link interface comprises an optical input/output port.

Henderson et al. disclose a solid state memory device having an optical data connection between the memory device and read/write devices (**Col. 1, Lines 9-13**).

The combination of Holman, Soejima et al. and AAPA and Henderson et al. are analogous art because they are from the similar problem solving area of a memory device with improved data transfer rate.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman, Soejima et al. and AAPA and Henderson et al. before them, to include an optical link to a memory device.

The motivation for doing so would have been to avoid the mechanical degradation associated with electrical connectors (**Henderson et al. Col. 2, Lines 34-37**).

Therefore, it would have been obvious to combine Henderson et al. with the combination of Holman, Soejima et al. and AAPA for the benefit of avoiding mechanical degradation to obtain the invention as specified in claim 22.

6. Claim 24 is rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. and AAPA as applied to claim 21 above, and further in view of Fukuda et al. (5,619,676).

#### **Claim 24**

The combination of Holman, Soejima et al. and AAPA discloses claim 21 as above.

The combination of Holman, Soejima et al. and AAPA further discloses wherein the memory device interface comprises a cache (**Holman Fig. 10, Items 1012 and 1038; Col. 11, Lines 36-40, 44-46 and 49-51**).

The combination of Holman, Soejima et al. and AAPA does not disclose expressly wherein the performance monitor is further coupled to the cache.

Fukuda et al. disclose a memory module including a cache and a counter to track the hit ratio of the cache (**Fig. 1; Abstract, Col. 7, Lines 3-9**).

The combination of Holman, Soejima et al. and AAPA and Fukuda et al. are analogous art because they are from the similar problem solving area of improving performance of a memory.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman, Soejima et al. and AAPA and Fukuda et al. before them, to attach a performance counter to a cache.

The motivation for doing so would have been to improve the performance of the cache and memory (**Fukuda et al. Col. 3, Line 65 – Col. 4, Line 2**).

Therefore, it would have been obvious to combine Fukuda et al. with the combination of Holman, Soejima et al. and AAPA for the benefit of improved cache and memory performance to obtain the invention as specified in claim 24.

7. Claim 25 is rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. and AAPA as applied to claim 21 above, and further in view of Rotithor et al. (2004/0123043).

#### **Claim 25**

The combination of Holman, Soejima et al. and AAPA discloses claim 21 as above.

The combination of Holman, Soejima et al. and AAPA further discloses wherein the memory hub further comprises a prefetch buffer (**Holman Fig. 8, Item 812; Col. 9, Lines 59-63**).

The combination of Holman, Soejima et al. and AAPA does not disclose expressly wherein the performance monitor is further coupled to the prefetch buffer.

Rotithor et al. disclose wherein a performance monitor is coupled to a prefetch buffer (**Fig. 2**).

The combination of Holman, Soejima et al. and AAPA and Rotithor et al. are analogous art because they are from the similar problem solving area of improving performance on a memory.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman, Soejima et al. and AAPA and Rotithor et al. before them, to attach a performance counter to a prefetch buffer.

The motivation for doing so would have been maximizing the performance of applications (**Rotithor et al. ¶8**).

Therefore, it would have been obvious to combine Rotithor et al. with the combination of Holman, Soejima et al. and AAPA for the benefit of improved performance of applications to obtain the invention as specified in claim 25.

8. Claim 26 is rejected under 35 U.S.C. 103(a) as being obvious over Holman in view of Soejima et al. and AAPA as applied to claim 21 above, and further in view of Battaline et al. (5,768,152).

**Claim 26**

The combination of Holman, Soejima et al. and AAPA discloses claim 21 as above.

The combination of Holman, Soejima et al. and AAPA does not disclose expressly wherein the memory hub further comprises a maintenance bus, and the performance monitor is further coupled to the maintenance bus.

Battaline et al. disclose a system for providing performance analysis on integrated circuit devices using an IEEE JTAG 1149.1 interface (**title and abstract**).

The combination of Holman, Soejima et al. and AAPA and Battaline et al. are analogous art because they are from the similar problem solving area of improving performance of an integrated circuit device.

At the time of the invention it would have been obvious to a person of ordinary skill in the art, having the teachings of the combination of Holman, Soejima et al. and AAPA and Battaline et al. before them, to incorporate a maintenance bus such as the JTAG interface into a system for performance monitoring in a memory device.

The motivation for doing so would have been to monitor the performance of the integrated circuit device without compromising the system performance (**Battaline et al. Col. 1, Lines 43-46**).

Therefore, it would have been obvious to combine Battaline et al. with the combination of Holman, Soejima et al. and AAPA for the benefit of system monitoring without performance degradation to obtain the invention as specified in claim 26.

### ***Response to Arguments***

Applicant's arguments filed 5/20/06 have been fully considered but they are not persuasive.

The counting of the counter of Soejima is a form of performance 'monitoring', in accordance with the claimed invention.

Regarding Applicant's arguments on page 12,

"Although, the Holman patent describes a method for improving the operating speed of memory systems by using memory hubs, none of the embodiments of the Holman patent describe conducting a performance test on the memory devices or the memory hub to optimize the performance of the memory system. In contrast, applicant's disclosed memory hub includes a performance monitor to diagnose the performance of various components of the memory system, thereby having improved operating speeds over systems with conventional hub architecture. The Holman patent also does not provide any reason to modify its teaching to include a performance monitor coupled to the memory device interface for tracking one or more performance metrics." (emphasis added)

The Examiner would like to point out that this argument is not associated with a specific claim, but will be interpreted as applying to claim. The 'optimize' feature noted above is not claimed in at least claim 1. The Holman patent is not used to teach the performance counter/monitor as claimed.

Applicant further argues regarding claims 1, 11, 21, and 31, as well as the dependent claims, that the Soejima patent is used to analyze different types of data than the primary reference of Holman, the Examiner would like to point out that the two references are directed towards memory systems, and that the Soejima reference is directed towards improving the use of the current memory system. The Examiner is



Art Unit: 2187

also unclear as to where the claims recite an operation “...to perform a diagnosis for improving the overall performance of each individual computer”(emphasis added) (page 13, lines 17-18). Applicant's performance monitor monitors the associated plurality of memory devices in much the same way that Soejima's performance information management unit monitors it's associated storage devices.

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian R. Peugh whose telephone number is (571) 272-4199. The examiner can normally be reached on Monday-Thursday from 7:00am to


Art Unit: 2187

4:30pm. The examiner can also be reached on alternate Friday's from 7:00am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks, can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 571-272-2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Brian R. Peugh  
Primary Examiner  
Art Unit 2187  
July 24, 2006